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ABSTRACT 
A general method is proposed to synthesize digital devices in order to perform discrete 
orthogonal transformations (DOT) on programmable logic integrated circuits (PLIC) of 
FPGA class. The basic and the most "slow" operation during DOT performance is the 
operation of multiplying by a constant factor (constant) - OMC. To perform DOT digital 
devices are implemented at the use of the same type of IP-cores, which allow to realize OMC. 
According to the proposed method, OMC is determined on the basis of picturing set over the 
elements of the Galois field. Due to the distributed computing of nonlinear polynomial 
function systems defined over the Galois field in PLIC/FPGA architecture, the reduction in 
the estimates of time complexity concerning OMC performance is achieved. Each non-linear 
polynomial function, like OMC, is realized on the basis of the same type of IP-cores 
according to one of the structural schemes in accordance with the requirements for the device 
to perform DOT. The use of IP cores significantly reduces the cost of designing a device that 
implements DOT in the PLIC/FPGA architecture. 
Keywords - digital signal processing, discrete orthogonal transformations, distributed 
computing, nonlinear polynomial functions, Galois fields, FPGAs, digital devices 
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INTRODUCTION 
Discrete orthogonal transformations (DOT) [1-3] are a recognized tool to create effective 
methods for digital signal processing (DSP) problems. At the same time, the requirements for 
the volume and the speed of numerical data array processing increase constantly and steadily. 
Many digital signal processing applications require the creation of high-speed and cost-
effective signal processing facilities. This is related to the complexity of the tasks to be 
solved, the increase of the requirements to the results of processing and to the expanding 
application of real-time DSP systems. The main ways to improve the performance of DSP 
tools are technological, architectural and algorithmic one. 
At present, intensive studies are carried out in the following areas of DSP algorithm efficiency 
increase. The first one is the development of the applied theory of DOT in the direction of the 
development of algorithms that are computationally effective (fast algorithms, the algorithms 
with reduced computational complexity, balanced computational complexity algorithms), and 
hardware algorithms oriented to the implementation in the form of specialized computing 
devices [13, 14]. It should be noted that a wide application during the solution of a number of 
DSP problems are found by DOT in various ordered systems of discrete Walsh functions [4-
7]. A number of generalizations is proposed concerning the systems of discrete Walsh 
functions for the use in DSP, including the oblique-angled variants, among which we note [8-
13]. The efficiency of discrete transformation application with respect to Walsh discrete 
function systems and their generalizations in DSP is related to the high speed of 
corresponding fast transformation algorithms. 
The second direction is related to the implementation of computationally time-consuming 
operations, such as multiplication by a constant, based on operations for Galois field [14]. It 
was shown in [15, 16] that the set of operations of multiplication (OY) on a constant is 
realizable at the use of distributed computations, namely, the system of nonlinear polynomial 
functions (NPF) from many variables in respect of Galois field of the form )2( kGF . By 
distributed computing we mean the ways of computational problem solution with the use of 
two or more computing devices and the application of a computational process parallelization 
and the data-flow computing with the preservation of intermediate results. 
In order to synthesize (or to create prototypes) such classes of computing devices (CCD) as a 
"system on a chip", embedded and portable systems, IP-cores (English - Intellectual Property) 
are used widely - ready-made units applied for microchip design and presented at the level of 
the abstract description, at the functional and physical levels. With the limitations on 
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performance and the size of a chip occupied area, IP-cores allow to increase the process of 
CCD synthesis on microcircuits significantly, including PLIC / FPGA [17 ± 19]. At present 
time distributed computing systems with programmable architecture (DCS PA) are created for 
various purposes, using unified basic modules - multiprocessor reconfigurable processors 
based on PLIC/FPGA [20]. DCS PA, whose elements are configured PLIC / FPGA, allow to 
implement various CCD created on the basis of the same type of IP cores and reconfigurable 
in real time [15]. 
The solution of CCD synthesis problem for the processing of data arrays based on the 
implementation of DOT is based on the task of the same type of devices implementation 
performing the OM on a constant within PLIC/FPGA architecture. In order to implement OM 
on a constant, the same IP-cores in the architecture are used, which perform both the 
calculation of NPF over Galois field and the operations for the elements of the indicated field. 
A flexible FPGA interconnection system creates the prerequisites for the distributed execution 
of OM by a constant based on the device of Galois field theory using these IP cores. The 
foregoing creates the prerequisites for the use of DCS PA, including the configured 
PLIC/FPGA in its composition, in order to solve the actual task of DOT distributed execution. 
 
I. DISCRETE ORTHOGONAL TRANSFORMATIONS FOR ELEMENTS OF 
GALOIS FIELD (THEORETICAL PART) 
In order to analyze the data sets of large volumes, various subclasses of DOT [1 - 3] are being 
used currently. The devices that implement the calculation of DOT are critical ones in terms 
of high performance provision. 
The expressions that constitute DOT are representable in a matrix form [2, 3]: 
SDF  , FDS  1 ,    (1) 
where F, S are the sampling matrices of an original signal and the spectral coefficients of 
dimension 
a
NN  ... , D and is the direct and an inverse DOT matrix of the dimension NN  , 
IDD  1 , I is a single matrix.  
Let the elements of the matrices F and D in (1) are presented by n-bit binary vectors, whose 
values are varied, and the elements of the matrix S are h-bit binary vectors, nh 2 , whose 
values are constants. MO occur for two n-bit factors, one of which is a constant, and are 
denoted as MO (n, h). 
Note 1. The total number of MO (n, h) required to compute a matrix expression of the form 
(1) can be reduced with respect to the order aN  by the performance of fast DOT [2]. 
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The approach related to the implementation of MO (n, h) is proposed with the use of NPF in 
respect of Galois field. The advantage of this approach is that polynomial transformations 
allow to parallelize a computationally complex multiplication operation over real numbers 
and the staging of data flow processing. Thus, the implementation of computationally time-
consuming operations is performed using distributed computations, based on the same 
operations for Galois field. 
This circumstance makes it possible to reduce the estimates of time complexity to calculate 
the operations of multiplication by a constant, and, consequently, the estimation of the delay 
time for CCD functioning that realize different subclasses of DOT: discrete Fourier 
transformation, discrete Hartley transformation, discrete Walsh transformation, wavelet 
transformation, etc. [1 - 5]. The task of DOT execution is reduced to the calculation of the 
same type of MO (n, h). 
Let us consider the possibility of MO presentation (n, h) on the basis of NPF and/or their 




vv GGG    
 .  (2) 
According to [21], any mapping of elements )(vG  of the form (2) is set by NPF for a given 


















where 12  vw , )(1... ...,,,1 vmii Gqqa m  , the symbol   denotes the operation of the bitwise sum 
according to module two. The obtaining of NPF coefficients of the form (3) represented by 
the matrix   vvmiiaA 2...2...1  , is performed by the system of equations soltion of the following 
form:  
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where 1C  is the matrix determined for the field )(vG , at the size of 
vv 22  : 

















































 1,1  rj , 12  vr ,  - primitive element )(vG . 
MO (n, h) can be represented either as two mappings of the form (2), if: 2m , nv  , 
nhn 21  , or in the form of a single mapping (2), if 2m , nv  , nh  . In general case, the 
problem of device synthesizing for MO performance (n, h) in PLIC/FPGA architecture is 
solved by NPF presentation of the form (3) from m variables over the field )(vG  at the use of l 
NPF (3) from z variables over the field )(kG  each,  kvl / , lmz  .  The solution of this task 
proves:  
Statement 1. The picturing   of the form (2) is presented as the family of presentations:  
)()()( ...: k
z
kki GGG    
 , (4) 
where li ,1 , at that each image i  can be presented as NPF (3) from lmz   variables over 
the field )(kG :  kvl / .  
The distributed calculation of MO for two n-bit factors and the h-bit product, nh 2 , – the 
basic operation for performance (1) is determined on the basis of a family of mappings of the 
form (4) for which in the general case, kvl / , lmz  . MO (n, h) – if:  hl klog ,  nz klog .  
The statement 1 justifies the method of image representation of the form (2) by the system of l 
NPF of the form (3) from lmz   variables over the field )(kG , where  kvl / , which includes 
three stages. Stage 1 is the representation of each of the m sets of values of the field elements 
)(vG  in the left-hand side and the set of values )(vG  in the right-hand side of the image (2) on 
the basis of l images of the form (2) over the field )(kG :    
l
kkv GGG )()()( ... . Stage 2 - on the 
basis of z sets of values )(kG , lmz  , on the left and l sets of values )(kG  the obtaining of the 
image system i , li ,1 , of the type (4) over the field )(kG . Stage 3 – on the basis of each and 
from i , li ,1 , we obtain NPF (3) from z variables over the field )(kG . 
The representation of the mapping system i , li ,1 , of the type (4) by NPF system from z 
variables over )(kG  allows to solve an actual problem connected with the processing of data 
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arrays presented in digital form and having a large dimension in a limited period of time by 
organizing distributed computations. The processing of binary vectors of large dimension is 
efficiently implemented in Galois field. This opens the possibility to solve the problems of 
device synthesizing that implement DOT in homogeneous computing network structures that 
allow parallel implementation. One of the implementations of these structures is DCS PA, 
both existing ones [20] and prospective. 
IP-cores, which allow to calculate multiplication and addition operations over field elements 
)(kG  are realized on the basis of arbitrary Boolean functions calculation of 2k variables (BF 
(2k)). The following is fair:  
Statement 2. Operations for the elements )(kG  are realized on the basis of BF(2k): k BF(2k) 
allow to realize either the operation of multiplication from two arguments or the operation of 
a bit to bit sum according to module two from k arguments. The estimation of calculation time 
of each of these operations over )(kG  – ))2(( kBFT  
On the basis of statement 1 and 2, a general method is proposed to synthesize digital devices 
over the Galois field in order to calculate discrete orthogonal transformations, at DCS PA 
using single-type IP cores. The method includes three stages. 
1. Representation of a digital device or its element on the basis of a image family of the 
form (4) in accordance with the abovementioned procedure. 
2. The synthesis of IP-cores to calculate NPF that implements each of the elements (4), 
based on one of the given structural schemes [22]: parallel, systolic, sequential or parallel-
sequential one. 
3. The synthesis of IP cores for the computing of multiplication operations and the sum 
by module 2 over the elements  )(kG  at the use of k BF(2k) in PLIC/FPGA architecture. 
Note 2. In order to ensure distributed calculation of MO by a constant, IP cores used to 
calculate both NPF of the form (3) for )(kG , and the operations on the field elements )(kG , can 
be distributed over different PLIC / FPGA crystals that make the part of DCS PA. In 
accordance with the requirements imposed on devices synthesized on DCS PA concerning the 
speed of operation and the number of processor elements, the actual task of IP cores 
adaptation to compute NPF of the form (3) for the PLIC/FPGA architecture was solved in 
[16]. In particular, the width and height of the tier-parallel graphs [23], which represent the 
calculation of NPF type (3), makes it possible to determine the characteristics of the devices 
that implement these NPFs on DCS PA. 
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II. STRUCTURAL SCHEMES CALCULATING NON-LINEAR POLYNOMIAL 
FUNCTIONS OVER )(kG  (PRACTICAL PART) 
IP-cores, which allow to calculate NPF of the form (3) from z variables over the field )(kG  
(further referred to as NPF (z, k)), are realized on the basis of structural schemes alternative in 
terms of time and hardware complexity: parallel, systolic, sequential and parallel-sequential 
[22]. Let's consider the estimates of hardware and time complexity for these schemes, 
expressed through the operations for the elements of the field )(kG . 
In order to calculate NPF terms (z, k) at the use of a parallel scheme, the following 
multiplication operations for the field )(kG :  12 mk  on the constant ( const ) are required, no 








kmk Cimm  of 
multiplication operations ( ). The upper estimate of the time complexity for NPF calculation 
(z, k) –   mkmk 2log1 ))2(( kBFT   
The systolic scheme assumes the use of Horner's scheme for NPF calculation (z, k): 
     






















In a general case 
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In order to calculate NPF (z, k) according to the Horner's scheme, you need to perform the 
following operations for )(kG :   11  mww  ,     www m  11  , mk2 const  and 
  mww 11  const . The upper estimation of time complexity for a given polynomial 
calculation –   ))2((1)1()1(2 kBFTwwm  , 12  kw . 
The sequential scheme for NPF calculation (z, k), represented by the Horner's scheme, is 
realized by a single IP-core, which allows us to calculate the following expression over the 
elements )(kG :  
 twttwtt bugbugg   ,,)()()1(  , wt ,1 , 12  kw . 
In order to calculate NPF (z, k), you need to perform one operation   and   for the field 
)(kG . The lower estimation for time complexity calculation 
)1( tg  –   ))2((122 kBFmk T . 
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A parallel-serial circuit (PSC) allows the calculation of NPF values (z, k) by sequential 








 for )(kG , performed in 
parallel,  12,2  kzd . The estimates of temporal and hardware complexity for PSC occupy an 
intermediate position between the corresponding estimates for the parallel and systolic 
structures on the one hand and the sequential scheme on the other hand [22]. 
The proposed structural diagrams allow the implementation of CCD in accordance with the 
requirements for the device to perform DOT in PLIC/FPGA architecture. 
CONCLUSION 
The proposed general method of synthesis by DCS PA to calculate DOT for Galois field 
allows to provide a high speed of these devices due to distributed computing in the 
PLIC/FPGA architecture based on arithmetic of Galois fields. The method is relevant for the 
calculation of computational resources required for the synthesis of digital devices based on 
DCS PA, both existing and prospective ones. The use of the same type of IP cores to calculate 
both NPF from many variables for )(kG , and the operations for )(kG  makes it possible to 
simplify the process of digital device design significantly concerning this class on DCS PA. 
The foregoing allows us to determine the prospective trend to increase the efficiency of DSP 
algorithms based on DOT due to their hardware implementation during the solution of a wide 
class of applied problems. 
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